The Leading eBooks Store Online 4,353,660 members ⚫ 1,442,818 ebooks

New to

Learn more

Wafer-Level Chip-Scale Packaging

Analog and Power Semiconductor Applications

Wafer-Level Chip-Scale Packaging by Shichun Qu
Buy this eBook
US$ 109.00
(If any tax is payable it will be calculated and shown at checkout.)
Analog and Power Wafer Level Chip Scale Packaging presents a state-of-art and in-depth overview in analog and power WLCSP design, material characterization, reliability and modeling. Recent advances in analog and power electronic WLCSP packaging are presented based on the development of analog technology and power device integration. The book covers in detail how advances in semiconductor content, analog and power advanced WLCSP design, assembly, materials and reliability have co-enabled significant advances in fan-in and fan-out with redistributed layer (RDL) of analog and power device capability during recent years. Since the analog and power electronic wafer level packaging is different from regular digital and memory IC package, this book will systematically introduce the typical analog and power electronic wafer level packaging design, assembly process, materials, reliability and failure analysis, and material selection. Along with new analog and power WLCSP development, the role of modeling is a key to assure successful package design. An overview of the analog and power WLCSP modeling and typical thermal, electrical and stress modeling methodologies is also presented in the book.
Springer New York; September 2014
336 pages; ISBN 9781493915569
Read online, or download in secure PDF format
Title: Wafer-Level Chip-Scale Packaging
Author: Shichun Qu; Yong Liu
  • News
  • Contents
No entry found