The Leading eBooks Store Online 4,173,809 members ⚫ 1,357,844 ebooks

New to eBooks.com?

Learn more

Logic Synthesis and Verification Algorithms

Logic Synthesis and Verification Algorithms by Gary D. Hachtel
Buy this eBook
US$ 89.99
(If any tax is payable it will be calculated and shown at checkout.)
Logic Synthesis and Verification Algorithms is a textbook designed for courses on VLSI Logic Synthesis and Verification, Design Automation, CAD and advanced level discrete mathematics. It also serves as a basic reference work in design automation for both professionals and students.
Logic Synthesis and Verification Algorithms is about the theoretical underpinnings of VLSI (Very Large Scale Integrated Circuits). It combines and integrates modern developments in logic synthesis and formal verification with the more traditional matter of Switching and Finite Automata Theory. The book also provides background material on Boolean algebra and discrete mathematics.
A unique feature of this text is the large collection of solved problems.
Throughout the text the algorithms covered are the subject of one or more problems based on the use of available synthesis programs.
Springer US; May 2007
597 pages; ISBN 9780306475924
Read online, or download in secure PDF format
Title: Logic Synthesis and Verification Algorithms
Author: Gary D. Hachtel; Fabio Somenzi
 
  • News
  • Contents
No entry found