The Leading eBooks Store Online 4,272,009 members ⚫ 1,419,367 ebooks

New to

Learn more

System-on-a-Chip Verification

Methodology and Techniques

System-on-a-Chip Verification by Prakash Rashinkar
Buy this eBook
US$ 209.00
(If any tax is payable it will be calculated and shown at checkout.)
System-On-a-Chip Verification: Methodology and Techniques is the first book to cover verification strategies and methodologies for SOC verification from system level verification to the design sign- off. The topics covered include Introduction to the SOC design and verification aspects, System level verification in brief, Block level verification, Analog/mixed signal simulation, Simulation, HW/SW Co-verification, Static netlist verification, Physical verification, and Design sign-off in brief. All the verification aspects are illustrated with a single reference design for Bluetooth application.
System-On-a-Chip Verification: Methodology and Techniques takes a systematic approach that covers the following aspects of verification strategy in each chapter:
  1. Explanation of the objective involved in performing verification after a given design step;
  2. Features of options available;
  3. When to use a particular option;
  4. How to select an option; and
  5. Limitations of the option.
This exciting new book will be of interest to all designers and test professionals.
Springer US; May 2007
393 pages; ISBN 9780306469954
Read online, or download in secure PDF format
Title: System-on-a-Chip Verification
Author: Prakash Rashinkar; Peter Paterson; Leena Singh
  • News
  • Contents
No entry found