The Leading eBooks Store Online 4,166,437 members ⚫ 1,355,809 ebooks

New to eBooks.com?

Learn more

Power-Constrained Testing of VLSI Circuits

A Guide to the IEEE 1149.4 Test Standard

Power-Constrained Testing of VLSI Circuits by Nicola Nicolici
Buy this eBook
US$ 199.00
(If any tax is payable it will be calculated and shown at checkout.)

Minimization of power dissipation in very large scale integrated (VLSI) circuits is important to improve reliability and reduce packaging costs. While many techniques have investigated power minimization during the functional (normal) mode of operation, it is important to examine the power dissipation during the test circuit activity is substantially higher during test than during functional operation. For example, during the execution of built-in self-test (BIST) in-field sessions, excessive power dissipation can decrease the reliability of the circuit under test due to higher temperature and current density.

Power-Constrained Testing of VLSI Circuits focuses on techniques for minimizing power dissipation during test application at logic and register-transfer levels of abstraction of the VLSI design flow. The first part of this book surveys the existing techniques for power constrained testing of VLSI circuits. In the second part, several test automation techniques for reducing power in scan-based sequential circuits and BIST data paths are presented.

Springer US; April 2006
191 pages; ISBN 9780306487316
Read online, or download in secure PDF format
Title: Power-Constrained Testing of VLSI Circuits
Author: Nicola Nicolici; Bashir M. Al-Hashimi
 
  • News
  • Contents
No entry found