The Leading eBooks Store Online 4,391,687 members ⚫ 1,493,850 ebooks

New to eBooks.com?

Learn more

Static Timing Analysis for Nanometer Designs

A Practical Approach

Static Timing Analysis for Nanometer Designs by J. Bhasker
Buy this eBook
US$ 159.00
(If any tax is payable it will be calculated and shown at checkout.)
iming, timing, timing! That is the main concern of a digital designer charged with designing a semiconductor chip. What is it, how is it T described, and how does one verify it? The design team of a large digital design may spend months architecting and iterating the design to achieve the required timing target. Besides functional verification, the t- ing closure is the major milestone which dictates when a chip can be - leased to the semiconductor foundry for fabrication. This book addresses the timing verification using static timing analysis for nanometer designs. The book has originated from many years of our working in the area of timing verification for complex nanometer designs. We have come across many design engineers trying to learn the background and various aspects of static timing analysis. Unfortunately, there is no book currently ava- able that can be used by a working engineer to get acquainted with the - tails of static timing analysis. The chip designers lack a central reference for information on timing, that covers the basics to the advanced timing veri- cation procedures and techniques.
Springer US; April 2009
587 pages; ISBN 9780387938202
Read online, or download in secure PDF format
Title: Static Timing Analysis for Nanometer Designs
Author: J. Bhasker; Rakesh Chadha
 
  • News
  • Contents
No entry found